The three key elements in true 3-D integration will probably turn out to be thinned chips, advanced vias and copper posts.Vias themselves are certainly not new structural elements, but the sophisticated technology of advanced vias, when combined with copper posts, opens up a great many new possibilities. In silicon technology, for example, conventional stacked chip configurations, where the chips in package are separated vertically by molding compound and interconnected by wires, are beginning to take on the appearance of a somewhat clumsy, transitory package type that will shortly be replaced by something better.This perception was strongly enhanced on April 13 when Samsung announced a new stack of 8 memory chips (2 gigabytes each, 16 gigabytes in all) that is in total only 0.56 mm thick.The greatly thinned chips are connected by vias, not wires.
Why is all of this significant for compound semiconductors? Because the combination of thinned chips, copper posts (to replace solder bumps) and advanced vias will make it possible to bring together the optical and high-speed capabilities of GaAs and the processing capabilities of silicon far more easily than has ever been possible before. One industry expert thinks that the use of thinned chips -for all semiconductor materials -is currently increasing at an annual rate of around 25%.The pieces of the technology that will enable new designs and much faster speeds are coming together quickly.
Wafer thinning
The various methods used today for thinning wafers are mechanical grinding along with dry and wet etching. Mechanical grinding -having the fastest cutting speed -is generally used to reduce the wafer thickness almost to the final required size. Some support mechanism must be employed during this abrasive mechanical operation.This support method is normally retained throughout the whole process of thinning.
Final thinning to the exact requirements is then completed at a slower, more controlled rate, by using the existing plasma and wet etching processes.This also has the advantage of relieving some of the mechanical stress caused during the mechanical operation.
Using these techniques wafer thickness can be reduced, from a starting thickness in excess of 500 µm, down to approximately 50 µm.The latest release of information from Samsung indicates that its memory chip stack uses chips less than 70 µm thick. 
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Advanced via etching
David Lishan, Principal Scientist at Unaxis Wafer Processing, notes that inductively coupled plasma etching systems provide nearly independent control of chemical and physical process.The inductively coupled plasma contributes the most of the chemical component while the substrate bias provides the physical element.With these separate controls the process engineer can change the ratio to alter etch rate and selectivity, and thus, the profile of the via (whether straightsided or sloped).
The speed of the etching process ultimately depends on the amount of free chlorine radicals delivered to the wafer.Although the chlorine radical concentration can be increased simply by raising the process pressure, this tends to degrade the via profile by making it more isotropic and negatively impacts the etch rate uniformity.Alternatively, increasing the total flow of reactants is effective but requires a system that has high pumping conductance, he explains. He continues that maintaining an appropriate substrate temperature is another important aspect of the process. Since significant energy, which can be converted to heat, is imparted to the wafer during the etching process, attention to thermal management issues ensures the wafer does not exceed its thermal budget.
Dr Lishan points out that advanced via etching has five distinguishing characteristics:
• The process time is short
Historically, wafer etching proceeded at 2-3 µm per minute, so that a wafer thinned to 100 µms would need around half an hour to etch vias. Dry etching can now etch GaAs at speeds approaching 10 µm per minute, depending on the via diameter, thus reducing the time to about 10 minutes for a 100 µm wafer.
• The GaAs-to-resist selectivity needs to be fairly high
Preferably 10:1 or more. If the selectivity is too low, the resist will be gone before the etch process has been completed.
• The profile of the via needs to be carefully controlled.
The via will later undergo a multi-step metal deposition process -for example, a sputtered or evaporated adhesion layer of titanium or titanium-tungsten, a gold seed layer, and then electroless plating with palladium and gold -and the via needs to have the right profile for this process.
• The etch process needs a large process window
Needs to be robust, and needs to be as insensitive as possible to previous steps such as variations in lithography.
• The via needs to be defect-free.
The typical defects that can occur during etching, Lishan explains, are often described as pillars and grass. Both types of defects are vertical structures left at the bottom of the via, and can be anywhere from a few microns to tens of microns tall.As might be expected from the terms, the primary difference is the quantity of the defects.
Pillars and grass can form in various ways.They can be caused by residue and contamination from earlier processes, or from defects in the One of the side effects of the dry etch technique is to restore a wafer's mechanical strength after backside grinding. Backside grinding is necessary to thin a wafer but it causes defects in the crystal structure at the ground surfaces, resulting in excessive wafer warp and bow and some die breakage. Using a plasma etching stress relief process, i.e. running the system in the isotropic regime, a removal rate of more than 10 µm/min and a uniformity better than 5% can likely be achieved.This makes the technique competitive, in terms of rate of material removal, with dry polishing and wet etching.With good surface finishing, the process provides higher die strength by avoiding the cracks and chips in streets.
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It is also possible that a backside blanket etch can be used to define the copper posts being used for chip stacking. By etching away the GaAs, the vias form bumps or posts since they are not etched in the plasma process.
Although GaAs backside dry etching still provides some challenges, significant advances have made this an economical and robust approach for vias, polish damage removal, and post delineation.
Copper posts
Quietly being developed at a number of centers, copper post technology is a replacement in some applications for solder bumps.With solder bumps, unless contained by an organic build up layer, it is impossible to achieve a standoff height greater than the ball width. Surface tension during reflow ensures that a spherical outline is imposed on the molten solder. Only the pad areas affect this outline resulting in a stand off height less than the solder circle.The implications of this are that smaller ball pitches result in smaller standoff.This compromises the compliance of the structure. It also impedes the use of underfills.
Height control is important as thermal geometric mismatch is impossible to avoid. Even with identical CTEs compliant structures are required due to thermal flow. On powering up any system parts of the circuit will experience temperature rises over other parts and until thermal equilibrium is reached differing expansions will exist.This can even be considered as thermal cycling over the life of the system. Mechanical compliance is the only way of avoiding this lifetime stress.
Many of the copper posts being researched have a height of 80 to 100 µm and a diameter of 30 to 40 µm.They retain these dimensions after reflow, and thus do not take on the squashed-sphere shape of solder bumps.The smallest solder bumps currently in volume production have diameters around 100 µm -meaning that a copper post has about half the diameter, and can therefore provide four times the number of I/Os in the same area. For flip chip and similar applications, this opens up possibilities for much higher performance.
"Merging large-scale integrated circuits of silicon with GaAs electro-optical or high-speed switching devices in a cost-effective manner has been a long-standing goal," Dr Lishan observes."People are always trying to find ways of merging the two, and it's hard to do efficiently, cost-effectively and in a way that makes sense, and really gets you something."
One of the more aggressive copper post applications is under way at the University of Arkansas's High Density Electronics Center (HIDEC). Dr Leonard Schaper and his team are working on an Air Force Research Lab (AFRL) project that will use three-dimensional chip stacking to give improved performance in applications such as transmit-receive radar modules.These are highfrequency systems with densely spaced antenna elements, and they depend very heavily on highspeed signal processing.
What Dr Schaper and his team have designed is a stack of four chips: a GaAs chip on top, and three silicon chips below.This design puts high-speed signal reception and high-speed signal processing in the same package, and interconnects them not with wires, which would severely degrade speed, but with through-chip vias. It is the vias and the copper posts that give the system its outstanding performance. Dr. Schaper expects to have a working prototype assembled this fall. Assembly is straightforward and is performed by a standard flip chip bonder.
The copper posts provide vital coefficient of thermal expansion (CTE) compliance to the stack.The CTEs of GaAs and silicon are so different that simply bonding the two dissimilar chips would cause rapid failure.The copper posts, being tall, have enough flexibility to absorb CTE stresses. High thermal conductivity means that the copper is efficient at removing heat from the stack.
Heat removal is being enhanced by including some hollow copper posts that will bring a liquid coolant into fluid channels between the chips."We're looking at posts that are 30 µm in diameter and 100 µm high," Dr Schaper says.
"That little fluid channel that you create, 100 µm high, we should easily be able to get 100 watts per chip out of the thing.And probably more -that's the first conservative estimate."
Since it is still largely in the development stage, no one is claiming low cost for etched via-copper post technology. But the Samsung memory stack shows what can be accomplished with vias, and one major assembly house will be introducing copper posts in its products in 2007.The advantages that can be gained from the combination of thinned wafers, etched vias, and copper posts are likely to result before long in a price/performance race in which the end users will be the real winners.
